SELF-TEST CIRCUIT AND A METHOD FOR TESTING A MEMORY

WITH THE SELF-TEST CIRCUIT

5

Background of the Invention:

Field of the Invention:

The invention relates to a self-test circuit that is integrated in an integrated circuit and is used for testing a

10   memory circuit. The invention furthermore relates to a method for testing a memory circuit having a self-test circuit.

Integrated memory circuits are subjected to numerous test methods before they are ultimately delivered to the customer.

15   A memory test involves checking whether an item of cell information that has been written to a cell can be retained and subsequently read out correctly. In the case of conventional test methods, the writing and subsequent reading-out operations are performed a number of times. Other memory

20   operations which may result in the data stored in the relevant memory cell being changed are frequently performed between the writing and reading-out operations. A check is to be carried out in this case to ascertain whether storage is also affected in an error-free manner under certain conditions.

25

The process of repeatedly writing to, and reading out from, memory cells requires a great deal of time owing to the increasing storage density of memory circuits. Testing memory cells is therefore increasingly a cost factor that can be

5   reduced by increasing the parallelism of the test system, that is to say the number of components that can be tested simultaneously.

One possibility of increasing the parallelism is to increase

10   the number of test terminals on the tester unit. A further possibility is to reduce the number of requisite test lines between the component and the tester unit. This enables a greater number of integrated memory circuits to be tested in parallel using the test system.

15   .

In order to increase the throughput of the memory test further, some of the test system functionality is frequently transferred, in the form of a self-test unit, from the tester unit to the integrated circuit to be tested.

20

A self-test unit of this type undertakes, for example, the generation of test addresses. The self-test unit usually has minimal functionality owing to area limitations and is characterized in that, following initialization, the address

25   space is passed through by incremental or decremental address generation with a step size of 1. The particular address

generation operations that are required for certain special
memory tests are implemented by additional address
interchanging circuits.

5   With a reduced number of external terminals, a self-test unit
of this type is restricted to the extent that only the address
step size of 1 is possible in only one incrementation
direction, in which case addressing may be effected either in
the X direction or in the Y direction. A possibility of
10   jumping is not usually provided within the address space. The
self-test unit may be configured only once and cannot be
controlled further during testing.

Summary of the Invention:

15   It is accordingly an object of the invention to provide a
self-test circuit and a method for testing a memory with the
self-test circuit that overcome the above-mentioned
disadvantages of the prior art devices and methods of this
general type, which can be used to test a memory circuit in a
20   more flexible and comprehensive manner.

With the foregoing and other objects in view there is
provided, in accordance with the invention, a self-test
circuit. The self-test circuit contains an address generator
25   circuit for generating a test address for testing a memory
circuit, and a control circuit connected to the address

generator circuit for controlling the address generator

circuit.   The control circuit has signal inputs for receiving

test commands.   A register stores an address difference value

and is connected to the control circuit and to the address

5   generator circuit.   Upon receiving a first test command the

control circuit drives the address generator circuit to

increase the test address by the address difference value in

an event of a subsequent memory access.   Upon receiving a

second test command the control circuit drives the address

10   generator circuit to decrease the test address by the address

difference value in an event of the subsequent memory access.

A first aspect of the present invention provides a self-test

circuit having an address generator unit for generating a test

15   address for the purpose of testing a memory circuit.   The

address generator circuit is connected to a control circuit

for controlling the address generator circuit, the control

circuit having signal inputs via which test commands can be

applied.

20

A first register is provided for the purpose of storing an

address difference value.   The control circuit drives the

address generator circuit in such a manner that, as a result

of a first test command, the test address is increased by the

25   address difference value in the event of a subsequent memory

access or, as a result of a second test command, the test

address is decreased by the address difference value in the event of a subsequent memory access.

The self-test circuit according to the invention has the
5 advantage that an address difference value can be stored in the first register, the value enabling the test address to be increased by address values other than 1. Whereas customary self-test units according to the prior art only allow the address to be increased or decreased by 1, it is possible,
10 according to the invention, to also perform other jumps in accordance with the address difference value that can be stored in the first register. However, it is also possible, during the test method, to alter the address difference value stored in the first register, with the result that different
15 address jumps may be realized.

Provision is preferably made for it to be possible to write the address difference value to the first register with the aid of a programming command that is applied to the control
20 circuit. An external tester unit may thus define an address difference value that is to be used to test the memory circuit.

Provision is preferably made for the self-test circuit to
25 contain a second register for the purpose of storing a second address difference value. The second address difference value

may be written to the second register with the aid of a second

programming command, for example. The control circuit drives

the address generator circuit in such a manner that, as a

result of a third test command, the test address is increased

5 by the second address difference value in the event of a

subsequent memory access or, as a result of a fourth test

command, the test address is decreased by the second address

difference value in the event of a subsequent memory access.

10 The provision of two registers for storing two address

difference values considerably increases the flexibility of

the address generation operation which is to be performed by

the self-test circuit since it is now possible to jump

flexibly in the address space to be tested using two different

15 address difference values.

The first, second, third and fourth test commands are

preferably coded in such a way that the memory circuit is

essentially not addressed for reading or writing. The no-

20 operation command (NOP command) is preferably used for this

purpose, in which case the test commands can be coded using

additional signals such as, for example, the circuit select

signal or address bit signals that are not required. This

makes it possible to apply the test commands without having to

25 provide additional external terminals.

The address generator unit preferably has an adder unit and a subtractor unit, each of which can be activated depending on the test commands. The adder unit and the subtractor unit are respectively connected to the first and the second register in

5   such a manner that the address difference values written to the first and the second register, respectively, can be added to, or subtracted from, the respective current test address.

A further aspect of the present invention provides a method

10 for testing a memory circuit having a self-test circuit that has a first register for storing an address difference value. The address difference value is written to the first register, in which case, as a result of a first test command, the test address is increased by the address difference value in the

15 event of a subsequent memory access and, as a result of a second test command, the test address is decreased by the address difference value in the event of a subsequent memory access. The first test command and the second test command are preferably applied successively to the control circuit in

20 order to jump back and forth between two test addresses. A test method that frequently occurs when testing a memory circuit can be implemented in this way, the method testing the extent to which two memory addresses influence one another during repeated memory accesses.

25

Provision may also be made for the test method to be
implemented using a self-test circuit having the first
register for storing a first address difference value and
having a second register for storing a second address

5   difference value, it being possible to write different address
difference values to the two registers. As a result of the
first test command, the test address is increased by the first
address difference value and, as a result of a second test
command, it is decreased by the first address difference

10   value. A second address difference value is written to the
second register, in which case, as a result of the third test
command, the test address is increased by the second address
difference value and, as a result of a fourth command, the
test address is decreased by the second address difference

15   value.

Provision is preferably made for the first command, the third
command, the fourth command and the second command to be
applied successively to the control circuit in order to jump

20   back and forth between four test addresses.

Furthermore, a start command can be applied to the self-test
circuit to start the testing of the memory circuit by the
self-test circuit.

25

Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as

5   embodied in a self-test circuit and a method for testing a memory with the self-test circuit, it is nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within

10   the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description

15   of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Fig. 1 is a block diagram of a self-test circuit according to

20   the invention; and

Fig. 2 is a table containing a preferred coding scheme for test commands of the self-test circuit according to the invention.

25

Description of the Preferred Embodiments:

Referring now to the figures of the drawing in detail and

first, particularly, to Fig. 1 thereof, there is shown a block

5   diagram of an integrated memory module. The memory module has

a memory circuit 1 and a self-test circuit 2. The self-test

circuit 2 essentially generates test addresses, test data

being intended to be written to the memory areas in the memory

circuit 1 that are addressed by the test addresses. The

10   memory circuit 1 is a DRAM memory circuit but any other

desired memory circuit such as, for example, an SRAM memory

circuit or the like may also be provided.

The memory circuit 1 and the self-test circuit 2 are connected

15   to external terminals via which input signals E can be

applied. In the case of DRAM memories, the input signals are

usually a clock signal CLK, a word line activation signal RAS,

a bit line activation signal CAS, a write signal WE, a circuit

select signal CS, address signals A, data signals DQ and

20   possibly others.

The word line activation signal RAS serves to activate a word

line in the memory circuit, with the result that the memory

transistors located thereon are turned on and charges of

25   storage capacitances connected thereto flow onto the

corresponding bit lines. Following activation of the word

line and after the charges which have flowed onto the bit line have been amplified, the bit line activation signal CAS serves to select those bit lines whose stored data are to be applied to the data outputs. The write signal WE serves to signal

5 whether the activation of the word line or the activation of the bit line is being carried out in order to perform a write access or a read access. The memory module in question is selected with the aid of the circuit select signal CS. The circuit select signal CS is required when a plurality of

10 memory modules are connected to an external signal bus so that the circuit select signal CS can be used to define that memory module for which the signals applied on the signal bus are intended to be valid.

15 The self-test circuit 2 has a control circuit 3 that receives the input signals E. The control circuit 3 is configured in such a manner that it is capable of detecting the test commands which relate to the self-test circuit 2 and are applied by the input signals. In addition, one or more non-

20 illustrated mode-set registers (MSR) are frequently provided in the control circuit, it being possible to store test parameters in the registers.

The control circuit 3 is connected to a first register 4 and a

25 second register 5, it being possible to write to the first register 4 and the second register 5 by suitable test commands

which are applied to the control circuit 3 via the signal

inputs E. The first register 4 and the second register 5

store address difference values that specify desired address

jumps in the test address during subsequent testing.

5

The control circuit 3 is connected to an address generator

circuit 6 and to an address holding memory 7. The address

holding memory 7 stores an address value that is provided for

addressing a memory area in the memory circuit 1. During

10   testing, the address generator circuit 6 alters the

respectively current test address stored in the address

holding memory 7 by one of the address difference values

stored in the first register 4 or in the second register 5. A

test command, which is applied at the signal input of the

15   control circuit 3 and of which the address generator circuit

is informed by the control circuit 3, determines whether the

test address is to be increased or decreased by the respective

address difference value.

20   There is thus a first test command which provides for the

address difference value in the first register 4 to be added

to the test address stored in the address holding memory 7, a

second test command which provides for the address difference

value in the first register to be subtracted from the test

25   address, a third test command which provides for the address

difference value in the second register 5 to be added to the

test address, and a fourth test command which provides for the

address difference value in the second register 5 to be

subtracted from the test address.

5   After one of the test commands has been applied, each

subsequent word line activation signal RAS causes the

computation operation prescribed by the corresponding test

command to be performed with respect to the test address. If,

for example, an address difference value of 3 has been stored

10   in the second register and a fourth test command has been

applied, the test address stored in the address holding memory

7 is decreased by 3 for each subsequent activated word line

activation signal RAS.

15   In order to store the computation operation prescribed by the

respective test command, a non-illustrated state memory may be

provided in the address generator circuit 6, which state

memory indicates the operation to be performed on the test

address when a word line activation signal RAS is activated.

20

The address generator unit 6 has an adder unit 8 and a

subtractor unit 9 for the purpose of addition and subtraction.

The respectively current test address and the address

difference values in the first register 4 and in the second

25   register 5 may be applied both to the adder unit 8 and to the

subtractor unit 9.

In order to dispense with having to provide additional input
signal terminals for the self-test circuit 2 according to the
invention, provision is made for the corresponding test

5   commands to be coded using the input signal terminals that
already exist. For this purpose, in the case of an NOP
command, which normally does not effect an operation in the
memory circuit addressed in this way, provision is preferably
made for carrying out additional coding using the address

10   inputs of the memory module.

The table in Fig. 2 illustrates conventional coding of the
signal inputs using the first eight commands, it being
possible to apply read commands READ and write commands WRITE,

15   word line activation commands ACT, mode register set commands
(MRS), auto-refresh commands CBR, and precharge commands PRE
to the memory module by the above-mentioned signal inputs E.
The control signals applied are usually active low signals,
that is to say they affect a function when their signal level

20   changes from a high state to a low state. If the word line
activation signal RAS, the bit line activation signal CAS and
the write signal WE are deactivated, that is to say are in a
high state, with the result that the circuit driven in this
manner would usually not execute a command, additional

25   commands may be coded using the circuit select signal and some
or all of the address inputs.

This is shown in the table in Fig. 2, in which six further commands relating to the self-test circuit according to the invention are coded by address signals applied to the address

5   inputs.   The first test command is designated NOP_A1, the second test command is designated NOP_S1, the third test command is designated NOP_A2 and the fourth test command is designated NOP_S2.   In addition to these four test commands, a fifth test command NOP_Reset1, which causes an address

10   difference value of 1 to be written to the first register 4, and a sixth test command NOP_Reset2, which likewise causes an address difference value of 1 to be written to the second register 5, are provided.   This constitutes a resetting of the contents of the registers 4, 5, with the result that the self-

15   test circuit operates in the manner of a conventional self-test circuit and respectively increments or decrements the test address value by 1.

The first and the second register and also the register in the

20   control unit 3 are initialized by the command MRS in which the word line activation signal RAS, bit line activation signal CAS and write signal WE have been activated, that is to say have been changed to a low state.   The relevant register and the contents of the selected register are selected by one or

25   more address or data bits which are to be set.   The registers 4, 5 may possibly each be occupied by an address difference

value by further subsequent mode register set commands. This

may take place serially or in parallel depending on the number

of address inputs that are to be used for transferring the

address difference values into the registers 4, 5. The

5   address width of the first register 4 and of the second

register 5 may be adapted to the cell array which is to be

addressed, the bit width of the registers 4, 5 primarily being

determined by the maximum address difference value to be used.

10   Following writing to the registers 4, 5, test commands that

serve to implement the test method for the memory component

may be applied by the tester unit via the external test

terminals. Since only a limited number of external terminals

are available, specific coding of the commands for address

15   calculation is required.

When in the high state, the address control bit denoted ACTL

in the table in Fig. 2 prevents the test address from being

incremented as a result of a word line activation command ACT,

20   a read command READ and a write command WRITE. The data

control bit DCTL causes the test datum that is to be written

or read out to be inverted in the high state.

The above-mentioned test commands, with the aid of the NOP

25   command and with additional use of one or more further address

inputs, are used to code the commands for test address

calculation.

The invention thus involves providing the self-test unit 2

5   that has the control unit 3, the functionality of the self-

test circuit 2 being extended by additional coding without

having to increase the number of external terminals on the

memory module. The provision of two additional registers for

storing address difference values allows the functionality to

10   be considerably extended when calculating test addresses. A

self-test circuit 2 of this type nevertheless still requires

less area than the address interchanging circuits that are

usually provided.

15   One particular feature of memory modules is, in many cases,

the presence of a redundant memory area that is used for

repairing defective memory cells. The redundant memory area

either has its own separate address area or is divided into

smaller areas in the form of address segments. A general

20   problem when generating addresses is ascertaining whether the

test address is addressing precisely the main memory area or

whether it is located in one of said address redundancy areas.

In order to generate test addresses for addressing the

25   redundant memory area, either a jump address may be loaded

which causes the test address to jump immediately to the start

of the redundancy area in the event of a subsequent memory

access, or a changeover to the redundant memory area may be

effected via a test mode which is determined externally by a

command which is prescribed by the tester unit. According to

5   the invention, it is also possible for a non-illustrated

address overflow circuit to be provided, in which case, in the

event of an address overflow or underflow, counting is not

continued at the end or start of the normal memory area, but

rather a jump is made to a test address in the redundant

10   memory area.

It goes without saying that an address overflow circuit may

also be provided which causes the address to be reset when the

limit of the address space is reached. An address comparison

15   logic unit may be initialized, for example, via a mode

register set command in order to ensure that the addresses are

reset after address overflows. That is to say, when an

increase in the test address by the address difference value

or a decrease in the test address by the address difference

20   value does not bring about a jump to the exact start address

or the exact end address of the address space, resetting to

the exact start or the exact end of the address space is

performed. Jumps of this kind into the interior of the

address space may occur when the address difference value is

25   not equal to 1.

Possible address space passes are presented below. The test

command NOP-RESET1 is first applied for a normal pass through

the cell array in the forward direction using the step size 1,

as a result of which the address difference value in the first

5   register is set to the step size 1 and the adder is activated.

Each further activation of the word lines by the RAS signal or

the ACT command, respectively, increments the X address by

this step size and each further write or read command

increments the Y address by this step size. With the aid of

10   the NOP-Reset2 command, the step size in the second register 5

is set to the address difference value 1 and the subtractor is

activated. Each further ACT command decreases the X address

by the step size 1 and each further write or read command

decreases the Y address by the step size 1.

15

If a cell array is to be passed through forward in the X

direction using a step size of 4 and in the Y direction using

a step size of 1, a mode register set command is first used to

transfer the address difference value 4 to the first register

20   4. The command NOP_A1 is used to set the address generator

unit 6 in such a manner that the adder is activated in order

to add the address difference value of 4 stored in the first

register 4 to the current test address. Each further ACT

command increments the X address by the step size 4. After

25   the X address has been incremented by the step size 4, a

NOP_Reset1 command is applied which resets the address step

size in the first register to 1. The Y address is then
incremented by the step size 1 in the event of subsequent read
or write commands.

5   In the case of cell array passes in which a jump is made back
and forth between various X addresses, for example using the
following sequence: address+1, address+3, address-3, address-
1, mode register set commands are first of all used to
transfer the value 1 to the first register 4 and the value 3

10 to the second register 5. The test command NOP_A1 is used to
activate the test generator circuit 6 in order to activate the
adder 8, which increases the x address by the address
difference value stored in the first register 4 in the event
of a subsequent word line activation signal RAS or ACT

15 command, respectively. An NOP_A2 command is subsequently
applied, with the result that the x address is increased by
the address difference value 3 stored in the second register 5
in the event of a subsequent word line activation signal RAS.
The subtractor unit 9 is subsequently activated by an NOP_S2

20 command, with the result that the x address is decreased by
the address difference value in the second register 5 in the
event of a subsequent word line activation signal RAS. The
NOP_S1 command activates the subtractor unit 9 in the address
generator circuit 6, with the result that the x address is

25 decreased by the address difference value in the first
register 4 in the event of a subsequent word line activation

signal RAS. If the value is to be reset to 1 again for the

purpose of generating y addresses, an NOP_Reset1 command or

NOP_Reset2 command, respectively, must be applied in the

command sequence between each word line activation signal RAS

5   or the ACT command, respectively, and a read/write command.